

# Some Power Observations Food for Thought

**Ronny Ronen**

**Haifa Microprocessor Research Lab**

**[ronny.ronen@intel.com](mailto:ronny.ronen@intel.com)**

## **Education – Power & Energy considerations**

Thermal – cannot afford exceeding operating temperature  
Higher power → Higher temperature

- **Max Power**

- » Theoretical power value a processor may require

- **High Power test (~90% of Max)**

- » Maximum known achievable required power

- **Thermal Design Power – TDP (~75% of Max)**

- » High enough point – not exceeded by most practical application

- » Processors are designed for that power. Throttled when exceeds

- **Power Envelop**

- » A power value allowed for certain implementation

- » Envelop depends on system (cooling), and processor (area, distribution).

- **“Measured” at peak time**

Energy – important mainly for battery life.

- **Measured over time**

Di/Dt – changes in current due to varying power demand

- **“Measured” at peak time**

# Education (2)

Power =  $\alpha CV^2f$  (Activity x capacitance x voltage<sup>2</sup> x frequency)

- Affected by new process technology
- Affected by new  $\mu$ arch

At certain range  $f = kV$

- In other words P is proportional to  $V^3$  !
- Lower freq  $\rightarrow$  lower voltage  $\rightarrow$  lower power (20% freq = 50% power!)

Thermal

- Max  $T_j$  (Junction temperature) should not exceed 100C-110C
- $T_j$  is proportional to the power dissipated by the processor
- $T_j = T_A + \Theta_{JA} \times P$  (e.g.,  $100 = 50 + 2.5 \times 20$ )


For most segments, battery life (=energy) is more of a system issue

- CPU is <10% of the overall energy.

# Efficiency – what is it?

1. Perf/Power ( $\rightarrow$  Energy)?
2. Perf<sup>2</sup>/Power ( $\rightarrow$  Energy\*Delay)?
3. Perf<sup>3</sup>/Power ( $\rightarrow$  Energy\*Delay<sup>2</sup>)?

Source:  
Power-aware microarchitecture  
Brooks, Bose et. Al  
IBM IEEE-MICRO 11-12/2000



1. Appropriate if time is not a factor – battery life
2. Appropriate when time is factor
3. Appropriate as tradeoff for fixed power envelop

# Process Technology - Ideal Scenarios...

## Ideal “Shrink”

- Same  $\mu$ arch
- 1X #Xistors
- 0.5X size
- 1.5X frequency
- 0.5X power
- 1.5X performance
- 1X power density


## Ideal New $\mu$ arch

- Same die size
- 2X #Xistors
- 1X size
- 1.5X frequency
- 1X power
- 3X performance
- 1X power density

***Looks good. Isn't it?***

# Real Trends and expectations

With Each Process Generation:



Frequency increased by  $\sim 2X$   
(not 1.5X)

Vcc will scale by only  $\sim 0.8$   
(not 0.7)

Active power will scale by  $\sim 0.9$   
(not 0.5)

Leakage power will make it  
even worse, and

Active power density will  
increase by  $\sim 30-80\%$   
(not stay constant)...

# Performance Efficiency of $\mu$ architectures

Tech	Old $\mu$ Arch	mm (linear)	New $\mu$ Arch	mm (linear)	Area
1.0 $\mu$	i386C	6.5	i486	11.5	3.1
0.7 $\mu$	i486C	9.5	Pentium® proc	17	3.2
0.5 $\mu$	Pentium® proc	12.2	Pentium Pro®	17.3	2.1
0.18 $\mu$	Pentium III® proc	10.3	Pentium® 4 proc	?	2--3

**Implications: (in the same technology)**

- 1. New  $\mu$ Arch ~ 2-3X die area of the last  $\mu$ Arch**
- 2. Provides 1.5-1.7X integer performance of the last  $\mu$ Arch**

***We are on the Wrong Side of a Square Law***

# Power & Performance efficiency: Qualitative look

**Performance (“MIPS”):**  $IPC * \text{Frequency}$  ( $IPC = \text{Instruction Per Cycle}$ )

**Energy spent in processing an instruction:**  $W_i$

- Increases with the complexity of the processor.  
E.g., Out Of Order processor consumes more energy per instruction than an in-order processor (renaming, scheduling, retiring...)

**Ratio of Useful to Total number of processed instructions:**  $\eta$

- Total Instruction Per Cycle ( $IPC$ ) including speculated instructions:  $IPC/\eta$ .

**Energy/second (=power) proportional to:**  $(IPC/\eta)*\text{Frequency}*W_i$

- Proportional to the amount of processed instructions per second and the amount of work consumed per instruction.

**Energy efficiency (for a given instruction stream), measured in MIPS/Watt, proportional to:**  $\eta/W_i$

- This value deteriorates as speculation increases and complexity grows.

***Modern processors are more performant  
But are less efficient!***

# Five Non Linear Functions\*

## 1. Microarchitecture vs performance

(Keeping process technology constant). Increasing single thread general purpose performance by 2X requires 4X the die area

## 2. Voltage vs. Power.

This is actually a cube law. Reducing voltage by 1/3, reduces frequency by 1/3, and power by 19/27th (i.e.  $1 - (2/3)^3$ ).

## 3. Transistor sizing vs. frequency.

Power is proportional to width of transistor (which determines speed of transistor). For example, 10% reduction in width produces 10% more power, but since it enables 10% more frequency and frequency is proportional to power. Thus, another square law.

## 4. Leakage Power vs. Junction temperature.

As junction temperature increases, leakage power increases exponentially. e.g. a reduction from 100 degrees C in  $T_j$  to 75 degrees will cut leakage power in half (approximately). Note that a lower  $T_j$  also results in somewhat higher frequency.

## 5. Voltage Threshold ( $V_t$ ) vs. Leakage power.

Going from a high  $V_t$  transistor to a low  $V_t$  transistor will boost transistor frequency by 10-15%, but increase leakage by 10X. (And freq increase is directly proportional to % usage of low  $V_t$ , and exponentially depends on leakages of hi & lo  $V_t$ .)

\* Originated by Fred Pollack and Shekhar Borkar

# Working without Power Limits

“Traditional Desktop”

$$\text{Perf} = \text{IPC} * \text{Freq}$$

$$P = \alpha CV^2f$$

$$V = \text{const}$$

Assumptions:

IO/OOO = same #gate delays per stage

Superpipeline: 1.2X Cap, 1.9X freq, 0.85X IPC

Out of Order: 2X Cap, 1X freq, 1.5X IPC (*1.3X IPC*)

Type	C	V	Freq (@ same V)	IPC	Power	Perf	Perf/ Power
I In-Order	1X	1X	1X	1X	1P	1X	1X
O Out of Order	2X	1X	1X	1.5X <i>1.3X</i>	2P	1.5X <i>1.3X</i>	0.75X <i>0.65X</i>
Isp In-Order, Super Scalar	1.2X	1X	1.9X	0.85X	2.3P	1.6X	0.7X
Osp Out of Order Super Scalar	2.4X	1X	1.9X	1.3X <i>1.1X</i>	4.6P	2.4X <i>2.1X</i>	0.53X <i>0.46X</i>

**Modern processors are more performant - But are less efficient!**

# Working within Power Envelope (same V) “Ultra low Power”

$$\text{Perf} = \text{IPC} * \text{Freq}$$

$$P = \alpha CV^2f$$

$$V = \text{const}, P = \text{const}$$

Assumptions:

IO/OOO = same #gate delays per stage

Superpipeline: 1.2X Cap, vary. freq, 0.85X IPC

Out of Order: 2X Cap, vary. freq, 1.5X IPC (1.3X IPC)

Type	C	V	Freq (@ same V)	IPC	Power	Perf	Perf/ Power
I In-Order	1X	1X	1X	1X	1P	1X	1X
O Out of Order	2X	1X	0.5X	1.5X 1.3X	1P	0.75X 0.65X	0.75X 0.65X
Isp In-Order, Super Scalar	1.2X	1X	0.83X	0.85X	1P	0.7X	0.7X
Osp Out of Order Super Scalar	2.4X	1X	0.42X	1.3X 1.1X	1P	0.53X 0.46X	0.53X 0.46X

**Reduced Performance via Frequency Scaling => Same Efficiency Picture**

# Working within Power Envelope (V/F scale) "Mobile"

$$\text{Perf} = \text{IPC} * \text{Freq}$$

$$P = \alpha CV^2f$$

$$P = \text{const}$$

Assumptions:

IO/OOO =  $V=kf$ , same #gate delays per stage

Superpipeline:  $V=1/2kf$ , 1.2X Cap, vary. freq, 0.85X IPC

Out of Order: 2X Cap, vary. freq, 1.5X IPC (1.3X IPC)

Type	C	V	Freq	IPC	Power	Perf	Perf/ Power
I In-Order	1X	1X	1X	1X	1P	1X	1X
O Out of Order	2X	0.8X	0.8X	1.5X 1.3X	1P	1.2X 1.05X	1.2X 1.05X
Isp In-Order, Super Scalar	1.2X	0.75X	1.5X	0.85X	1P	1.27X	1.27X
Osp Out of Order Super Scalar	2.4X	0.6X	1.2X	1.3X 1.1X	1P	1.5X 1.3X	1.5X 1.3X

**High Performance may Win Power => Better Efficiency**

# Working within Power Envelope (Same C)

$$\text{Perf} = \text{IPC} * \text{Freq}$$

$$P = \alpha CV^2f$$

**P, C=const, Via CMP**

Assumptions:

IO/OOO =  $V=kf$ , same #gate delays per stage

Superpipeline:  $V=1/2kf$ , 1.2X Cap, vary. freq, 0.85X IPC

Out of Order: 2X Cap, vary. freq, 1.5X IPC (1.3X IPC)


Type	C	V	Freq	IPC	Power	Perf	Perf/ Power
I In-Order	2*1X	0.8X	0.8X	2*1X	2*0.5P	2*0.8X	1.6X
O Out of Order	2X	0.8X	0.8X	1.5X 1.3X	1P	1.2X 1.05X	1.2X 1.05X
Isp In-Order, Super Scalar	2*1.2X	0.6X	1.2X	2*0.85X	2*0.5P	2*1.0X	2.0X
Osp Out of Order Super Scalar	2.4X	0.6X	1.2X	1.3X 1.1X	1P	1.5X 1.3X	1.5X 1.3X

**Are Two Pipers Better than one F16?**

# The Mythical Power Envelop

## CPU power envelop varies


- Bigger systems can cool better and dissipate more power
- Average power density matters



## Some observations:

- Interaction among hot spots reduces w/ distance
- Silicon is conductive – to a point. Adding low-activity area at distance do not absorbs much.

# Power Density



**Varying power density → “Hot spots” - temperature is not uniform**

– Hot spots limit power and cause CMOS logic to slow down

**A more uniform power map would flatten the on-die temperature**

→ Can dissipate more power

# What's the Lesson?

*“Things Look Different from the Other Side of the Mirror”*

*Goal: Maximum performance for a given power envelope*

*Strategy: Optimum is not obvious to us*

- In-order vs Out-of-Order*
- Narrow/Wide machine*

*But some “back to basics” always work:*

- Save locally wherever you can (clock gating)*
- Smartly trade performance – power (serial caches)*
- Eliminate unnecessary work (e.g., use decoded lcache)*
- Avoid excess speculation (Slow/stop/switch on low conf branches)*
- Look for energy saving, even at cost of higher power (Better branch predictors)*

*What Else?*

*And the power envelop is not fixed either...*

- And  $\mu$ arch can help here as well!*

*And we did not even considered yet:*

- leakage, di/dt, wire delays*

**Your Mission:**  
**“Squeeze more performance, consume less power”**